

**Patent  
10/010,484**

**LISTING OF THE CLAIMS**

1. (Previously Presented) A trench MOSFET transistor device comprising:  
a silicon substrate of a first conductivity type;  
a silicon epitaxial layer of said first conductivity type over said substrate, said epitaxial layer having a lower majority carrier concentration than said substrate;  
a trench extending into said epitaxial layer from an upper surface of said epitaxial layer;  
an insulating layer lining at least a portion of said trench;  
a conductive region within said trench adjacent said insulating layer;  
a body region of a second conductivity type provided within an upper portion of said epitaxial layer and adjacent said trench;  
a source region of said first conductivity type provided within an upper portion of said body region and adjacent said trench;  
an upper region of second conductivity type within an upper portion of said body region and laterally adjacent said source region, wherein said upper region does not extend to said trench, and wherein said upper region has a higher majority carrier concentration than said body region; and  
a source contact region disposed on said epitaxial layer upper surface, said source contact region comprising: (a) a doped polycrystalline silicon contact region in electrical contact with said source region and (b) a metal contact region adjacent said doped polycrystalline silicon contact region and in electrical contact with said source region and with said upper region.
2. (Original) The trench MOSFET transistor device of claim 1, wherein said metal contact region comprises aluminum.

**Patent  
10/010,484**

3. (Original) The trench MOSFET transistor device of claim 1, wherein said doped polycrystalline silicon contact region is an N-type polycrystalline silicon region.
4. (Original) The trench MOSFET transistor device of claim 3, wherein said doped polycrystalline silicon contact region has a doping concentration ranging from  $5 \times 10^{19}$  to  $1 \times 10^{20} \text{ cm}^{-3}$ .
5. (Original) The trench MOSFET transistor device of claim 1, wherein said doped polycrystalline silicon contact region is substantially triangular in cross-section.
6. (Original) The trench MOSFET transistor device of claim 1, further comprising an insulating region disposed over said conductive region, said insulating region extending above said epitaxial layer upper surface.
7. (Original) The trench MOSFET transistor device of claim 6, wherein insulating region is a borophosphosilicate glass region.
8. (Original) The trench MOSFET transistor device of claim 6, wherein said doped polycrystalline silicon contact region is positioned laterally adjacent to said insulating region.
9. (Original) The trench MOSFET transistor device of claim 8, wherein a thickness of said doped polycrystalline silicon contact region is greatest adjacent said insulating region, and wherein an upper surface of said doped polycrystalline silicon contact region slopes away from said insulating region.

Patent  
10/010,484

10. (Original) The trench MOSFET transistor device of claim 1, further comprising an additional region of second conductivity type immediately below said upper region, said additional region having a higher majority carrier concentration than said body region.

11. (Original) The trench MOSFET transistor device of claim 1, wherein said device comprises a plurality of transistor cells of square geometry or hexagonal geometry.

12. (Original) The trench MOSFET transistor device of claim 1, wherein said insulating layer is a silicon oxide layer.

13. (Original) The trench MOSFET transistor device of claim 1, wherein the conductive region comprises doped polycrystalline silicon.

14. (Original) The trench MOSFET transistor device of claim 1, wherein said first conductivity type is N-type conductivity and said second conductivity type is P-type conductivity.

15. (Original) The trench MOSFET transistor device of claim 1, wherein said substrate is an N<sup>+</sup> substrate, said epitaxial layer is an N epitaxial layer, said body region is a P region, said source region is an N<sup>+</sup> region, and said upper region is a P<sup>+</sup> region.

Patent  
10/010,484

16. (Previously Presented) A trench MOSFET transistor device comprising:  
an N-type silicon substrate;  
an N-type silicon epitaxial layer over said substrate, said epitaxial layer having a lower majority carrier concentration than said substrate;  
a trench extending into said epitaxial layer from an upper surface of said epitaxial layer;  
a silicon oxide insulating layer lining at least a portion of said trench;  
a doped polycrystalline silicon conductive region within said trench adjacent said insulating layer;  
a P-type body region provided within an upper portion of said epitaxial layer and adjacent said trench;  
an N-type source region provided within an upper portion of said body region and adjacent said trench;  
a P-type upper region within an upper portion of said body region and laterally adjacent said source region, wherein said upper region does not extend to said trench, and wherein said upper region has a higher majority carrier concentration than said body region;  
a borophosphosilicate glass insulating region disposed over said conductive region, said insulating region extending above said epitaxial layer upper surface; and  
a source contact region disposed on said epitaxial layer upper surface and laterally adjacent said insulating region, said source contact region comprising: (a) a doped polycrystalline silicon contact region having N-type doping and (b) a metal contact region adjacent said doped polycrystalline silicon contact region and in electrical contact with said source region and with said upper region.

17-21 (Withdrawn from Consideration)